The techniques described offer advantages of high density, nearzero static power, and immunity to soft errors, which have the potential of. Traditional memory hierarchy design consists of embedded memory such as sram and embedded dram edram for onchip caches, commodity dram for main memory, and magnetic hard disk drives hdds for storage. The speed lineup indicates the basic feasibility of each emerging memory for applications in the existing memory hierarchy. Various nonvolatile memory nvm technologies have been proposed as candidates for the design of future memory hierarchy because of their advantages of high density, zero standby power, fast access speed, nonvolatility, etc.
Since nvm technologies combine the speed of sram, the density of dram, and the nonvolatility of flash memory, they are very attractive as the basis for future universal memories. A circuitarchitecture cooptimization framework for. Future memory and interconnect technologies scalable energy. Lecture 22 memory hierarchy carnegie mellon computer. Carnegie mellon computer architecture 3,052 views 1. Exploring memory hierarchy design with emerging nonvolatile. Modeling, architecture, and applications for emerging. Free download exploring memory hierarchy design with emerging memory technologies. This book explores the design implications of emerging, nonvolatile memory nvm technologies on future computer memory hierarchy architecture designs. Due to the ever increasing performance gap between the processor and the main memory, it becomes crucial to bridge the gap by designing an efficient memory. Recently, emerging memory technologies such as stt. Guangyu sun this book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as.
Exploring memory hierarchy design with emerging memory technologies guangyu sun auth. Buy exploring memory hierarchy design with emerging memory technologies by sun guangyu from waterstones today. Early computers had a few kilobytes of randomaccess memory. To help computer architects quickly explore the design space for memory hierarchies to improve bandwidth, this paper makes the following contributions. Various nonvolatilememory nvm technologies have been proposed as candidates for the design of future memory hierarchy because of their advantages of high density, zero standby power, fast access speed, nonvolatility, etc. Exploring main memory design based on racetrack memory technology. Memory hierarchy design the solution for need of unlimited amounts of fast memory, is memory hierarchy it takes advantage of locality and costperformance of memory technologies. If youre looking for a free download links of exploring memory hierarchy design with emerging memory technologies. Memory hierarchy impor tance increases with advances in microprocessor per formance. The techniques described offer advantages of high density, nearzero static power, and immunity to soft errors, which have the potential of overcoming the. Exploring memory hierarchy design with emerging memory technologies. Applications will have to change in response to design of processors, memory. Read exploring memory hierarchy design with emerging memory technologies by guangyu sun available from rakuten kobo.
Exploring application performance on emerging hybridmemory. Exploring memory hierarchy design with emerging memory. Evaluation of hybrid memory technologies using sotmram. Magnetic random access memory mram is a very promising emerging memory technology because of its various advantages such as. The traditional storage hierarchy is losing its battle to keep up with big data. Cmsc 411 computer systems architecture lecture 14 memory hierarchy 1 cache overview cmsc 411 12 some from patterson, sussman, others 2 levels of the memory hierarchy 100s bytes memory hierarchy is a concept that is necessary for the cpu to be able to manipulate data. Download exploring memory hierarchy design with emerging. This will make the cost of accessing main memory even higher. Since nvm technologies combine the speed of sram, the density of dram, and the nonvolatility of flash memory, they are very attractive as the. This document is not complete 2 memory hierarchy and cache cache. In this paper, we try to quantitatively answer this question with a systematic and fair methodology at scale using both traditional and emerging workloads. Exploring a multiprocessor design space to analyze the. If you have question, contact our customer service.
Memory hierarchy design memory hierarchy design becomes more crucial with recent multicore processors. This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as sttram, pcm, fbdram, etc. Memory hierarchy importance increases with advances in microprocessor performance. Leveraging nonvolatility for architecture design with emerging nvm. Pdf exploring and designing for memory impairments in. A read is counted each time someone views a publication summary such as the title, abstract, and list of authors, clicks on a figure, or views or downloads the fulltext. Guangyu sun this book provides a holistic study of using emerging memory technologies in different levels of the memory hierarchy. In fact, this equation can be implemented in a very simple way if the number of blocks in the cache is a power of two, 2x, since block address in main memory mod 2x x lowerorder bits of the block address, because the remainder of dividing by 2x in binary representation is given by the x lowerorder bits. This book equips readers with tools for computer architecture of high performance, low power, and high reliability memor. Since response time, complexity, and capacity are related, the levels may also be distinguished by their performance and controlling technologies. The emerging memory technologies, because of their faster speed. Websters new world dictionary 1976 tools for performance evaluation.
Study on memory hierarchy optimizations sreya sreedharan,shimmi asokan. Exploring memory hierarchy design with emerging memory technologies lecture notes in electrical engineering sun, guangyu on. Memory hierarchy affects performance in computer architectural design, algorithm predictions, and lower level programming constructs involving locality of reference. The pennsylvania state university the graduate school.
Leveraging nonvolatility for architecture design with. Traditional memory hierarchy design consists of embedded memory such as sram and. Ram, pcram, and reram, are being explored as potential. Pdf embedded memory hierarchy exploration based on magnetic. Modeling, architecture, and applications for emerging memory. Pdf exploring memory hierarchy design with emerging memory technologies lecture notes in electrical engineering pdf download free book exploring memory hierarchy design with emerging memory technologies lecture notes in electrical engineering pdf, exploring memory hierarchy design with emerging memory technologies lecture notes in. What is the impact of emerging nvm technologies on computer memory hierarchies. In computer architecture, the memory hierarchy separates computer storage into a hierarchy based on response time.
As such emerging memory technologies are getting mature, it is important for computer architects to understand both their bene. Abstract cache is an important factor that affects total system performance of computer architecture. Memory hierarchy and cache dheeraj bhardwaj department of computer science and engineering indian institute of technology, delhi 110 016 notice. Since nvm technologies combine the speed of sram, the density of dram, and the nonvolatility of flash memory, they are very attractive as the basis for future universal. The corresponding chapter in the 2nd edition is chapter 7, in the 3rd edition it is chapter 7 and in the 4th edition it is chapter 5. Lee exploring memory hierarchy design with emerging memory technologies por guangyu sun disponible en rakuten kobo. When the write intensity is high, it even results in performance degradation. It equips readers with techniques for memory design with improved performance. A series of optimizations targeted at the hierarchy of. Emerging memory technologies design, architecture, and. Intel core i7 can generate two references per core per clock four cores and 3. Internal register is for holding the temporary results and variables. Fully associative, direct mapped, set associative 2. These emerging nonvolatile memory technologies have attractive properties of high density, fast access, good scalability, and nonvolatility, and they have drawn the attention of the computer industry and challenged the role of sram and dram in the mainstream memory hierarchy for the.
Download exploring memory hierarchy design with emerging memory technologies or any other file from books category. Nv memory retains its data even when power off thus instant recovery of state before power down is now possible nv memory with the right sw changes can provide much better latencies than current systems and sw nonvolatile memory will save power since refreshes not needed persistent memory creates new opportunities to share. In the area of hybrid memory designs, our studies are concerned with helping architects determine the best system organization when multiple choices of memory technologies exist. Exploring emerging technologies in the hpc co design space jeffrey s. In previous years, most of the focus has been on deciding the. Exploring a multiprocessor design space to analyze the impact of using sttram in the memory hierarchy a thesis submitted to the faculty of the graduate school of the university of minnesota by nishant ashok borse in partial fulfillment of the requirements for the degree of master of science electrical engineering david j. Accessing data from these registers is the fastest way of accessing memory. However, the long access latency to mram cache has a negative impact on the performance.
Chapter 2 memory hierarchy design 2 introduction goal. The memory hierarchy to this point in our study of systems, we have relied on a simple model of a computer system as a cpu that executes instructions and a memory system that holds instructions and data for the cpu. With different memory technologies, our hybrid cache hierarchy design optimizes the peak bandwidth at each level of caches. Furthermore, we develop a reconfiguration mechanism to dynamically adapt the cache capacity of each level based on the predicted bandwidth demands of different applications.
Pdf exploration of magnetic ram based memory hierarchy. Memory storage hierarchy qualitative trade offs between volatile and nonvolatile memory. More prefetching and emerging memory technologies cmu comp. Includes coverage of all memory levels, ranging from cache to storage. In particular, we proposed a bandwidthaware reconfigurable cache architecture design, consisting of a hybrid cache hierarchy, a reconfiguration mechanism, and a.
With the help of this model, we can not only estimate the level number and the corresponding capacity of the memory hierarchy, but also nd out the best choice of memory technology in each level quickly. In our simple model, the memory system is a linear array of bytes, and the cpu can access each memory location in a. The principle of locality, says that most programs do not access all code or data uniformly locality occurs in time temporal locality and in. Exploring a multiprocessor design space to analyze the impact.
The complexity of the chip etching process as we do the moores law shrink each generation is making the whole design and manufacturing process more expensive and time consuming. Equips readers with techniques for memory design with improved performance, energy consumption, and reliability. Memory devices have historically been considered process drivers as well as revenue producers. Exploring memory hierarchy design with emerging non. The authors discuss memory design from various perspectives. Memory hierarchy design memory hierarchy design becomes more crucial with recent multi.
Cmsc 411 computer systems architecture lecture 14 memory. Pdf sram, dram and flash are the three main employed technologies in. We aim to sensitize hci researchers to the limitations of memory technologies, broaden their awareness of memory impairments beyond. Fast memory technology is more expensive per bit than slower memory solution. Computer memory is classified in the below hierarchy. Provides a holistic study of using emerging memory technologies in different levels of the memory hierarchy. This chapter provides an overview of the circuit design technologies and applications of resistive memory devices for energy efficient systems, including resistive ram reram, nonvolatile logic. As a programmer, you need to understand the memory hierarchy because it has a big impact on the perfor mance of your. Memory hierarchy affects performance in computer architectural design, algorithm predictions, and lower level. The principle of locality, says that most programs do not access all code or data uniformly locality occurs in time temporal locality and in space spatial locality this principle guidelines that smaller hardware can be. While many design methods involved with new memory technologies endeavor to reduce the offchip memory access latency, our work focuses on decreasing offchip bandwidth demand by employing hybrid onchip memory hierarchy and recon. Exploring emerging technologies in the hpc codesign space.
Exploring memory hierarchy design with emerging memory technologies lecture notes in electrical engineering. Evaluation of hybrid memory technologies using sotmram for onchip cache hierarchy abstract. Present as much memory as in the cheapest technology provide access at speed offered by the fastest technology onchip cache registers. Exploring a multiprocessor design space to analyze the impact of using sttram in the memory hierarchy a thesis submitted to the faculty of the graduate school of the university of minnesota by. Bandwidthaware reconfigurable cache design with hybrid. Exploring and designing for memory impairments in depression. Replacing sram l2 caches directly with mram can reduce the access miss rate of l2 caches. Memory storage, new emerging memory technologies, spin transfer.
1144 187 1072 668 725 1498 615 1520 1448 117 121 418 1563 930 1210 1029 1302 591 204 797 438 458 453 1345 118 38 1219 18 810 683 489 695 941 156 615 8